MCP Servers 1,370
Filtersactive

Termdat
MCP server for TERMDAT — the terminology database of the Swiss Federal Administration

Pitstop
F1 MCP server: live timing, telemetry, standings, news, and a queryable 1950-present database.

Fr Eli
MCP server for French Legifrance (PISTE): legislation and case law with citations and ECLI.

Meok Attestation Verify
Tiny zero-dependency verifier for MEOK AI Labs compliance attestations (DORA, NIS2, CRA, EU AI Act,

MCP Billing Gateway
Billing proxy for MCP servers.
Abs
Query the ABS in plain English — CPI, labour force, building approvals, migration, GDP.

Neuronscope
Traces which neurons and attention heads drive a language model's output via MCP tools.

AIMarket MCP Packager
Stdio MCP packager: AIMarket hub plugins into self-hosted MCP server products.

Jaeger
Jaeger MCP — search traces, inspect spans, map service dependencies (read-only).

Cloudprice
Compare on-demand compute + storage pricing across AWS, Azure, and GCP.

Orcalayer
Polymarket smart-money analytics: whale leaderboard, wallet P&L, market consensus, live alerts

Tgms
Bi-temporal graph store with 15 verified temporal operators as typed, deterministic MCP tools.

Boot Doctor
Deterministic PC no-boot/no-POST diagnostics: real beep-code tables, no LLM guessing.

Sdcvalidator
SDC4 structural validator with ExceptionalValue recovery; thin wrapper over xmlschema.

Kling
MCP server for Kling AI video generation

LinkedIn Sales Navigator
LinkedIn Sales Navigator contact and account search from your logged-in browser.

Explainability Report
Explainability Report MCP Server by MEOK AI Labs

PlayStation NetworkNew
PlayStation Network (PSN) gaming history: playtime, trophies and purchased library.

Fantasy Football ManagerNew
ESPN draft and lineup analysis for Codex and MCP clients.

DealWatch
Local-first grocery price intelligence with a read-only MCP server.

AKBridge
Search and call AKShare financial data interfaces through three routed MCP tools
Cg Agent Kit
AI-agent MCP server for FPGA design: compile, validate & generate Verilog from C⏚ HDL.

